Abstract: This paper reports an accurate measurement method of self-heating effect (SHE) in SOI FETs. Although the method of using polysilicon gate as a temperature sensor was proposed more than 20 years ago, the accuracy of the technique has not yet been thoroughly checked. In this work, by measuring the gate resistance under various bias conditions, we found that the depletion of the polysilicon gate made a significant impact on the gate resistance, leading to a wrong estimation of the channel temperature. We propose a method to compensate for the poly depletion effect, resulting in an accurate evaluation of the channel temperature.
Introduction
FETs fabricated on SOI substrates are strong candidates for 16-nm technology node and beyond. However, since the thermal conductance () of SiO 2 is lower than Si by two orders of magnitude, the channel temperature (T ch ) tends to be higher in SOI FETs than that in bulk FETs. Thus the self-heating effect (SHE) is more severe in SOI FETs. Since operation of FETs under high T ch reduces drain current (I d ) and decreases reliability of the devices, SHE is one of the most serious issues in SOI FETs. In order to cope with SHE, the accurate evaluation of T ch is indispensable. In this work, four-point gate resistance measurement [1, 2] is utilized to evaluate T ch (Fig. 1a) . We found that the depletion of the polysilicon gate made a significant impact on the gate resistance (Fig. 1b) , resulting in a wrong estimation of T ch . A method to compensate the poly depletion is proposed. Fig. 1a shows the device structure of measured devices. The polysilicon gate electrode takes four-terminal structure. The voltages applied to devices are measured by making the substrate bias as the reference. To measure polysilicon gate resistance without self-heating of the gate itself, the constant current bias of as low as 20A is applied. The polysilicon gate resistance (R G ) is evaluated as a function of temperature (T ch ) of the hot chuck (Fig. 2) . By using this R G -T ch relationship, T ch of devices under SHE is obtained from R G . Fig. 3 shows I d and T ch as a function of the gate voltage (V gb ) at the drain voltage (V db ) of 2 V. As is expected, T ch increases with an increase in I d as well as power consumption (I d V db ). However, to our surprise, when V db is as low as 0.5 V, a decrease in T ch with an increase in I d is observed (Fig. 4) . We consider that this is due to the stronger poly depletion at lower V db . Fig. 5 shows R G as a function of V gb for various V db . Fig. 6 shows T ch versus V gb characteristics obtained from Figs. 2 and 5. At V db of 0.5 V, in the whole V gb range, T ch decrease is observed. When V db is 1.0 V, T ch is decreased at V gb of greater than 3.0 V. These observations confirm that T ch decrease is observed when poly depletion is stronger.
Experimental

Results and Discussion
A. Four-point gate resistance measurement
In order to extract the effect of depletion on R G , R G is measured at V sb = V db , where V sb is the source voltage. Since under the condition that V sb = V db , no I d flows in the channel and thus SHE is completely eliminated. Fig. 7 shows R G as a function of the gate voltage for various S/D voltages (V sb = V db ), demonstrating that R G increases as V gb increases even without SHE. In addition, as V sb increases (V gs decreases) R G decreases. These data clearly demonstrate that R G varies without SHE and that R G variation due to polysilicon gate depletion should be subtracted for the accurate evaluation of T ch .
B. Corrections for accurate gate resistance evaluation
However, evaluation of poly depletion in FETs under operation is not simple, because SHE and poly depletions are observed at the same time in realistic operation conditions. As an example of FET operation conditions, we consider a specific bias condition: V sb = 0 V and V db = 2 V. In FETs under operation, channel potential (V ch ) changes from V sb to V db . The depletion is largest at the source edge (V ch = V sb = 0 V); it is smallest at the drain edge (V ch = V sb = 2 V). Therefore, two extreme bias conditions are considered to evaluate the poly depletion effect: one is V sb = V db = 0 V (case A) and the other is V sb = V db = 2 V (case B). Under FET operation condition, the polysilicon depletion condition is between the two extremes (Fig.  8) . The change in R G in FETs under operation should be obtained by interpolating R G 's in case A and in case B. To find the interpolation formula, electron density in polysilicon gate is calculated using device simulator (Fig. 9 ). Since at higher electron density electron mobility is constant, R G is proportional to electron density. Fig. 9 shows the electron densities in polysilicon gate both in case A (red line) and case B (blue line). In addition, electron density in FETs under operation is also calculated (black line). As shown in Fig. 9 , R G in operation condition (black line) can be obtained by averaging R G 's in cases A and B.
To obtain the accurate T ch , it is necessary to measure R G 's in cases A and B. Then, the average of these two R G 's are subtracted from R G in FETs under opertaion. Fig. 10 shows the corrected T ch as a function of V gb for various V db , indicating that T ch increases monotonically as input power increases. Fig.  11 shows the corrected T ch as a function of input power, demonstrating that the curves for various bias conditions overlaped. The obtained thermal resistance is 5.5-6.0 K/mW.
Conclusions
By measuring the gate resistance under various bias conditions, we found that the depletion of the polysilicon gate made a significant impact on the gate resistance, leading to a wrong estimation of the channel temperature. We propose a method to compensate for the poly depletion effect, resulting in an accurate evaluation of the channel temperature. 
